

FIG. 1




FIG. 2





FIG. 3






FIG. 5




FIG. 6




FIG. 7





FIG. 8



TDI USERS 382 -TDI FILTER DRIVER 380 -& UPPER LAYER INTERFACE 370~ **ATCP** 360 -358 **TCP** -350 ΙP -355 366 -IP 363 **MAC** MAC -353 **NDIS** 375 INIC MINIPORT DRIVER 377

FIG. 11








FIG. 10





10/82











15/82




FIG. 16




FIG. 17




FIG. 18




FIG. 19

ISR	0x0	Interrupt Status
IMR	0x4	Interrupt Mask
HBAR	0x8	Header Buffer Address
DBHR	0xC	Data Buffer Handle
DBAR	0x10	Data Buffer Address
CBAR0	0x14	Command Buffer Address XMT0
CBAR1	0x18	Command Buffer Address XMT1
CBAR2	0x1C	Command Buffer Address XMT2
CBAR3	$0x20^{\circ}$	Command Buffer Address XMT3
CBAR4	0x24	Command Buffer Address RCV
RBAR	0x28	Response Buffer Address
		·

FIG. 20




FIG. 21




FIG. 22




FIG. 23





FIG. 24

FIG. 25






FIG. 27




FIG. 28




FIG. 29

SRAM requirements for the Receive and Transmit engines:

TCB buffers	256 bytes* 16	4096
Header buffers	256 bytes* 16 128 bytes* 16 16 bytes* 256	2048
TCB hash index	16 bytes* 256	4096
Timers	•	128
DRAM Fifo queues	128 bytes* 16	<u>2048</u>
		\sim 12K bytes

Summary of the main loop of Receive:

```
forever {

while there are any Receive events {

if (a new event) {

if (no new context available)

ignore the event;

}

call appropriate event handler to service the event;

this may make a waiting process runnable or set up

a new process to be run (get free context, hddr buffer,

TCB buffer, set the context up).

}

while any process contexts are runable {

run them by jumping to the start/resume address;

if (process complete)

free the context;

}
```

Format of the SMB header of an SMB frame:

31 0 NetBIOS header **TYPE FLAGS** LENGTH "S" "M" "B" SMB header 0xFF **COM RCLS REH** ERR... ...ERR REB/FLG Reserved Reserved Reserved Reserved TID PID **UID** MID **WCT** VWV[] **BCC** Data...

Notes (interesting fields):

LENGTH 17 bit Length of SMB message (0 - 128K)

COM SMB command

WCT Count (16 bit) of parameter words in VWV []

VWV Variable number of parameter words

BCC Bytes of data following

FIG. 32

Summary of the main loop of Transmit:

Bit 31 - 24 Byte enable 7 - 0. Only the low order four bits are valid for 32 bit addressing mode.

Bit 23 - 0 Memory access

1 Configuration access

Bit 22 - 0 Read (to Host)

1 Write (to Host)

Bit 21 - 1 Data Valid

Bit 20 - 16 Reserved

Bit 15 - 0 Address

FIG. 34

Configuration Space 1	SRAM Address Offset
00	00
04	04
08	08
0C	0C
10	10
3C	14

Configuration Space 2

00	00
04	18
08	08
0C	1C
10	20
3C	24

All other reads to configuration space will return 00.

Bit 0 - 0 I/O accesses are not enabled
Bit 1 - 1 Memory accesses are enabled
Bit 2 - 1 Bus master is enabled
Bit 3 - 0 Special Cycle is not enabled
Bit 4 - 1 Memory Write and Invalidate is enabled
Bit 5 - 0 VGA palette snooping is not enabled
Bit 6 - 1 Parity checking is enabled
Bit 7 - 0 Address data stepping is not enabled
Bit 8 - SERR# is enabled
Bit 9 - 0 Fast back to back is not enabled

FIG. 36

Bit 5 - 1 66 MHz capable is enabled. This bit will be set if the INIC Detects the system running at 66 MHz on reset Bit 6 - 0 User Definable Features is not enabled Bit 7 - 1 Fast Back-to-Back slave transfers enabled Bit 8 - 1 Parity Error enabled - This bit is initialized to 0 Bit 9,10 - 00 - Fast device select will be set if we are at 33 MHz 01 - Medium device select will be set if we are at 66 MHz Target Abort is implemented. Initialized to 0. Bit 11 - 1 Bit 12 - 1 Target Abort is implemented. Initialized to 0. Master Abort is implemented. Initialized to 0. Bit 13 - 1 Bit 14 - 1 SERR# is implemented. Initialized to 0. Bit 15 - 1 Parity error is implemented. Initialized to 0.




FIG. 38

MODULE	<u>DESCR</u>	<u>SPEED</u>		<u>AREA</u>
Scratch RAM, WCS, MAP, ROM, REGs, Macs, PLL, MISC LOGIC, 1	1Kx128 sport, 8Kx49 sport, 128x7 sport, 1Kx49 32col, 512x32 tport, .75 mm ² x 4 = .5 mm ² = 17,260 gates / (503)	4.37 ns nom., 6.40 ns nom., 3.50 ns nom., 5.00 ns nom., 6.10 ns nom.,		06.77 mm ² 18.29 mm ² 00.24 mm ² 00.45 mm ² 03.49 mm ² 03.30 mm ² 00.55 mm ² 23.29 mm ²
TOTAL CORE				56.22 mm ²
(Core side) ² Core side Die side = core side + 1.0 mm (I/O cells) Die area = 8.5 mm x 8.5 mm			= =	56.22 mm ² 07.50 mm 08.50 mm 72.25 mm ²
Pads needed LSI PBGA	= 220 signals x 1.25 (vss, vdd)			275 pins 272 pins

FIG. 39

(10MB/s/100Base) x 2 (full duplex) x 4 connections	=	80 MB/s
Average frame size	=	512 B
Frame rate = $80MB/s / 512B$	=	156,250 frames / s
Cpu overhead / frame = (256B context read) + (64B header read) +		
(128B context write) + (128B misc.)	=	512B / frame
Total bandwidth = $(512B \text{ in}) + (512B \text{ out}) + (512B \text{ Cpu})$	=	1536B / frame
Dram Bandwidth required = (1536B/frame) x (156,250 frames/s)	=	240MB/s
Dram Bandwidth @ 60MHz = (32 bytes / 167ns)	=	202MB/s
Dram Bandwidth @ 66MHz = (32 bytes / 150ns)	=	224MB/s
PCI Bandwidth required	=	80MB/s
PCI Bandwidth available @ 30 MHz, 32b, average	=	46MB/s
PCI Bandwidth available @ 33 MHz, 32b, average	=	50MB/s
PCI Bandwidth available @ 60 MHz, 32b, average	=	92MB/s
PCI Bandwidth available @ 66 MHz, 32b, average	=	100MB/s
PCI Bandwidth available @ 30 MHz, 64b, average	=	92MB/s
PCI Bandwidth available @ 33 MHz, 64b, average	=	100MB/s
PCI Bandwidth available @ 60 MHz, 64b, average	=	184MB/s
PCI Bandwidth available @ 66 MHz, 64b, average	=	200MB/s
)

```
Receive frame interval = 512B / 40MB/s = 12.8us
Instructions / frame @ 60MHz = (12.8us/frame) / (50ns/instruction) = 256
instructions / frame @ 66MHz = (12.8us/frame) / (45ns/instruction) = 284
instructions/frame
Required instructions / frame = 250 instructions/frame
```




FIG. 42

INSTRUCTION-WORD FORMAT

TYPE	<u>[55:49]</u>	[48:47]	[46:42]	[41:33]	[32:24]	[23:16]	[15:00]
Jcc	0ь0000000	0b00 ,	AluOp,	OpdASel,	OpdBSel,	TstSel,	Literal
Jmp	060000000	0b01,	AluOp,	OpdASel,	OpdBSel,	FlgSel,	Literal
Jsr	0ь0000000	0b10,	AluOp,	OpdASel,	OpdBSel,	FlgSel,	Literal
Rts	0ь0000000	0b11,	AluOp,	OpdASel,	OpdBSel,	Ohff,	Literal
Nxt	0ь0000000	0b11,	AluOp,	OpdASel,	OpdBSel,	FlgSel,	Literal
Мар	MapAddr	0вXX, 0	BXXXXX,	OBXXXXXXXXX,	OBXXXXXXXXX,	0нХХ,	0нХХХХ

```
SEQUENCER BEHAVIOR
 if (MapEn & (MapAddr!= 0b0000000)){
Stackc = Stackc;
StackB = StackB;
                                                                                  //re-map instr
              StackA = StackA
           InstrAddr = 0h8000 | Pc[2:0] | (MapAddr << 3);
Pc = InstrAddr + (Execute & ~DbgMd);
Fetch = DbgMd ? DbgAddr:InstrAddr;
             DbgAddr = DbgAddr + (Execute & DbgMd);}
else if (PgmCtrl == Jcc){
    Stackc = Stackc;
                                                                                  //conditional jump
              StackB = StackB;
              StackA = StackA;
           InstrAddr = ~Tst@TstSel? Pc:(AluDst==Pc)? AluOut:Literal;
                Pc = InstrAddr + (Execute \& \sim DbgMd)
              Fetch = DbgMd? DbgAddr:InstrAddr;
             DbgAddr = DbgAddr + (Execute & DbgMd);}
else if (PgmCtrl == Jmp){
Stackc = Stackc;
StackB = StackB,
                                                                                  //jump
             StackA = StackA;
           InstrAddr = (AluDst == Pc) ? AluOut:Literal;
              Pc = InstrAddr + (Execute & ~DbgMd)
Fetch = DbgMd? DbgAddr:InstrAddr;
             DbgAddr = DbgAddr + (Execute & DbgMd);}
else if (PgmCtrl == Jsr){
                                                                                 //jump subroutine
             Stacke = StackB;
StackB = StackA;
             StackA = Pc;
          InstrAddr = (AluDst == Pc)? AluOut:Literal;
Pc = InstrAddr + (Execute & ~DbgMd)
Fetch = DbgMd? DbgAddr:InstrAddr;
            DbgAddr = DbgAddr + (Execute & DbgMd);}
else if (FlgSel == Rts){
    InstrAddr = StackA;
                                                                                 //return subroutine
             StackA = StackB;
             StackB = Stackc;
             Stackc = ErrVec;
                Pc = InstrAddr + (Execute \& \sim DbgMd)
              Fetch = DbgMd? DbgAddr:InstrAddr;
            DbgAddr = DbgAddr + (Execute & DbgMd);}
else
           InstrAddr = Pc;
                                                                                 //continue
            StackA = StackA;
StackB = StackB;
             Stackc = Stackc;
             Pc = InstrAddr + (Execute & ~DbgMd)
Fetch = DbgMd ? DbgAddr:InstrAddr;
            DbgAddr = DbgAddr + (Execute & DbgMd);}
```

ALU OPERATIONS

AluOp	OPERATION ·	
0ь00000	$A = (A \& \sim (1 << B));$ C = 0; V = (B >= 32) ? 1:0;	//bit clear
0600001	A = (A & B); C = 0; V = 0;	//logical and
0ь00010	A = (Literal & B); C = 0; V = 0;	//logical and
0b00011	$A = (\sim Literal \& B);$ C = 0; V = 0;	//logical and not
0ь00100	$A = (A \mid (1 \le B));$ $C = 0; V = (B \ge 32) ? 1:0;$	//bit set
0b00101	A = (A B); C = 0; V = 0;	//logical or
0600110	$A = (Literal \mid B);$ C = 0; V = 0;	//logical or
0600111	A = (~Literal B); C = 0; V = 0;	//logical or not
0b01000	for (i=31; i>=0; i) if $B[i]$ continue; $A=i$; $C=0$; $V=(B)$? 0:1;	//priority enc
0b01001	$\mathbf{A} = (\mathbf{A} \wedge \mathbf{B});$ $\mathbf{C} = 0; \mathbf{V} = 0;$	//logical xor
0b01010	$A = (\{Literal\} ^B);$ $C = 0; V = 0;$	//logical xor
0b01011	$A = ({\sim}Literal {\rangle} ^B);$ $C = 0; V = 0;$	//logical xor not
0Ь01100	$\mathbf{A} = \mathbf{B};$ $\mathbf{C} = 0; \mathbf{V} = 0;$	//move
0b01101	$A = B[31:24] ^B[23:16] ^B[15:08] ^B[07:00];$ C = 0; V = 0;	//hash
0b01110	$A = \{B[23:16], B[31:24], B[07:00], B[15:08]\};$ C = 0; V = 0;	//swap bytes
0Ь01111	$A = \{B[15:00], B[31:16]\};$ C = 0; V = 0;	//swap doublets

<u>AluOp</u>	FUNCTION	
0b10000	A = (A + B); C = (A + B)[32]; V = 0;	//add B
0b10001	A = (A + B + C); C = (A + B + C)[32]; V = 0;	//add B, carry
0b10010	A = (Literal + B); C = (Literal + B)[32]; V = 0;	//add constant
0b10011	A = (-Literal + B); C = (-Literal + B)[32]; V = 0;	//sub constant
0b10100	A = (A - B); C = (A - B)[32]; V = 0;	//sub B
0Ь10101	$A = (A - B - \sim C);$ $C = (A - B - \sim C)[32]; V = 0;$	//sub B, borrow
0b10110	A = (-A + B); C = (-A + B)[32]; V = 0;	//sub A
0b10111	$A = (-A + B - \sim C);$ $C = (-A + B - \sim C)[32]; V = 0;$	//sub A, borrow
0b11000	$A = (A \le B);$ C = A[31]; V = (B >= 32) ? 0:1;	//shift left A
0b11001	$A = (B \le Literal);$ C = B[31]; V = (Literal >= 32) ? 0:1;	//shift left B
0b11010	$A = (B \le 1);$ C = B[31]; V = 0;	//shift left B
0b11011	n = (A - B); C = (A - B)[32]; V = 0;	//compare
0b11100	A = (A >> B); C = A[0]; V = (B >= 32) ? 1:0;	//shift right A
0b11101	A = (B >> Literal); C = A[0]; V = (Literal >= 32) ? 1:0;	//shift right B
0b11110	A = (B >> 1); C = A[0]; V = 0;	//shift right B
0b11111	n = (B - A); C = (B - A)[32]; V = 0;	//compare

FIG. 46

OpdSel	SELECTED OF	PERANDS
0b0000aaaaa	File	File@(OpdSel[4:0] FileBase); Allows paged access to any part of the register file.
0b0001aaaaa	CpuReg	File@{2'b11, Cpuld, OpdSel[4:0]}; Allows direct access to Cpu specific registers.
0b001XXXXXX	reserved	Reserved for future expansion.
0ь01000000ХХ	CpuStatus	0b00000000000BHD00000000000CC This is a read-only register providing information about the Cpu executing (OpdSel[1:0]) cycles after the current cycle. "CC" represents a value indicating the Cpu. Currently, only Cpuld values of 0, 1 and 2 are returned. "H" represents the current state of Hlt, "D" indicates DbgMd and "B" indicates BigMd. Writing this register has no effect.
0b0100001XX	reserved	Reserved for future expansion.
0b0100010XX	Pc	0x0000AAAA Writing to this address causes the program control logic to use AluOut as the new Pc value in the event of a Jmp, Jcc or Jsr instruction for the Cpu executing during the current cycle. If the current instruction is Nxt, Map, or Rts, the register write has no effect. Reading this register returns the value in Pc for the Cpu executing (OpdScl[1:0]) cycles after the current cycle.
0b0100011XX	DbgAddr	0xD000AAAA Writing to this register alters the contents of the debug address register (DbgAddr) for the Cpu executing (OpdSel[1:0]) cycles after the current cycle. DbgAddr provides the fetch address for the control-store when DbgMd has been selected and the Cpu is executing. DbgAddr is also used as the control-store address when performing a WrWcs@DbgAddr or RdWcs@DbgAddr operation. "D" represents bit 31 of the register. It is a general purpose flag that is used for event indication during simulation. Reading this register returns a value of 0x00000000.
0b01001XXXX	reserved	Reserved for future expansion.
0ь010100000	RamAddr = Alı	CCC, 0x000, 0b1, AAAA} uOut[15] ? AluOut : (AluOut RamBase); uOut[31] ? CCC : AluCC;

A read/write register. When reading this register, the Alu condition codes from the previous instruction are returned together with RamAddr.

<u>bit</u> 31	name .	description	_
31		Always 1.	
30	PrevC	Previous Alu Carry.	
29	PrevV	Previous Alu Overflow.	
28	PrevZ	Previous Alu Zero.	
27:16		Always 0.	
15		Always 1.	
14:0	RamAddr	Contents of last Sram address used.	

When writing this register, if alu_out[31] is set, the previous condition codes will be overwritten with bits 30:28 of AluOut. If AluOut[15] is set, bits 14:0 will be written to the RamAddr. If AluOut [15] is not set, bits 14:0 will be ored with the contents of the RamBase and written to the RamAddr

OpdSel | SELECTED OPERANDS

0b010100001 0x0000AAAA AddrRegA

AddrRegA = AluOut;

A read/write operand which loads AddrRegA used to provide the address for read and write operations. When AddrRegA[15] is set, the contents will be presented directly to the ram. When AddrRegA[15] is reset, the contents will first be ored with the contents of the RamBase register before presentation to the ram. Writing to this register takes priority over Literal loads using FlgOp. Reading this register returns the current value of the register.

0b010100010 AddrRegB 0x0000AAAA

AddrRegB = AluOut;

A read/write operand which loads AddrRegB used to provide the address for read and write

operations.

When AddrRegB[15] is set, the contents will be presented directly to the ram. When AddrRegB[15] is reset, the contents will first be ored with the contents of the RamBase register before presentation to the ram. Writing to this register takes priority over Literal loads using FlgOp. Reading this register returns the current value of the register.

AddrRegAb 0x0000AAAA AddrRegA = AluOut; AddrRegB = AluOut; 06010100011

A destination only operand which loads **AddrRegB** and **AddrRegA** used to provide the address for read and write operations Writing to this register takes priority over Literal loads using **FlgOp**. Reading this register returns the value 0x00000000.

0x0000AAAA 0b010100100 RamBase RamBase = AluOut;

A read/write register which provides the base address for ram read and write cycles. When RamAddr[15] is set, the contents will not be used. When RamAddr[15] is reset, the contents will first be ored with the contents of the RamBase register before presentation to the ram. Reading this register returns the value for the current Cpu.

0b010100101 0b0000000000000000000000AAAAAAAAA

FileBase = AluOut; FileAddr = OpdSel[8] ? OpdSel:(OpdSel + FileBase);

A read/write register which provides the base address for file read and write cycles. When OpdSel[8] is set, the contents will not be used and OpdSel will be presented directly to the address lines of the file. When OpdSel[8] is reset, the contents will first be ored with the contents of the FileBase register before presentation to the file. Reading this register returns the value for the current Cpu.

0xIIIIIIII 0b010100110 InstrRegL

This is a read-only register which returns the contents of InstrReg[31:0]. Writing to this register has no effect.

0b010100111 InstrRegH 0x00IIIIII

> This is a read-only register which returns the contents of InstrReg[55:32]. Writing to this register has no effect.

<u>OpdSel</u>	SELECTED O	PERANDs
0ь010101000	Minus1	0xffffffff This is a read-only register which supplies a value 0xffffffff Writing to this register has no effect.
0ь010101001	FreeTime	A free-running timer with a resolution of 1.00 microseconds and a maximum count of 71 minutes. This timer is cleared during reset.
0ь010101010	LiteralL	Instr[15:0] A read-only register. Writing to this register has no effect
0ь010101011	LiteralH	Instr[15:0]<<16; A read-only register. Writing to this register has no effect
0Ь010101100	during Mac oper	ing to this address loads the AluOut data into the MacData register for use rations. The Mac operation, resulting from writing to the MacOp register, efinition of the MacData register contents as follows.
	<u>MacOp</u>	MacData definition
	Mstop	0bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
	33/3 <i>/</i> (- <i>C</i>	MacData is not used for the StopM operation.
	WrMcfg	hrstl, rsvd, rsvd, crcen, fulld, hrstl, hugen, nopre, paden, prtyl, xdl10, ipgr1[6:0], ipgr2[6:0], ipgt[6:0]. Loads the MacCfg register with the contents of the MacData register. Refer to LSI Logic's Ethernet-110 Core Technical Manual for detailed definitions of these bits.
	WrMrng	0bXXXXXXXXXXXXXXXXXXXXXXXXSSSSSSSSSSSSS
	RdPhy	0bXXXXRRRRXXXXPPPPXXXXXXXXXXXXXXXXXXXXXX
	WrPhy	0bXXXXRRRRXXXXPPPPDDDDDDDDDDDDDDDDDDDDDDD

Reading this register returns prsd[15:0] of Mac0 which contains phy status data returned to the Mac at the completion of a RdPhy command. This data is invalid while MacBsy is asserted as a result of a RdPhy command. Refer to the appropriate phy technical manual for a definition of the phy register contents.

FIG. 50A

FIG. 50B

FIG. 50C

OpdSel SELECTED OPERANDS

0b010101101

MacOp - A write only register. Writing to this address loads the **MacSel** register and staRts execution of the specified operation as follows.

<u>AluOut</u>	description
0xXXXXX0XM	Mstop - Halts execution of a MacOp for Mac[M]. The user must wait for
	MacBsy to be deasserted before issuing another command or changing the
	contents of MacData.
0xXXXXXIXM	WrMcfg - Writes the contents of MacData to the MacCfg register of MacMl
	The user must wait for MacBsy to be deasserted before issuing another command
	or changing the contents of MacData.
0xXXXXXXXXM	WrMrng - Writes the contents of MacData to the seed register of Mac[M]. The
	user must wait for MacBsy to be deasserted before issuing another command or
	changing the contents of MacData.
0xXXXXXXXXM	RdPhy - Reads the contents of reg[R] for phy[P] on the MII management bus of
	Mac[M]. The contents may be read from MacData after MacBsy has been de-
	asserted.
0xXXXXX4XM	WrPhy - Writes the contents of MacData[15:0] to e reg[R] of phy[P] on the MII
	management bus of Mac[M]. The user must wait for MacBsy to be deasserted
	before issuing another command or changing the contents of MacData.
0xXXXXX8XM	WrAddrAL - Writes the contents of MacData[15:0] to MacAddrA[15:0] for Mac[M].
0xXXXXX9XM	WrAddrAH - Writes the contents of MacData[11:0] to MacAddrA[47:16] for Mac[M].
0xXXXXXaXM	WrAddrBL - Writes the contents of MacData[15:0] to MacAddrB[15:0] for Mac[M].
0xXXXXXbXM	WrAddrBH - Writes the contents of MacData[11:0] to MacAddrB[47:16] for Mac[M].

b010101110 **ChCmd** A write-only register.

<u>bit</u>	<u>name</u>	description
31:11	reserved	Data written to these bits is ignored.
10:8	command	0 - Stops execution of the current operation and clears the
		corresponding event flag.
		 Transfer data from ExtMem to ExtMem.
		2 - Transfer data from Pci to ExtMem.
		3 - Transfer data from ExtMem to Pci.
		4 - Transfer data from Sram to ExtMem.
		5 - Transfer data from ExtMem to Sram.
		6 - Transfer data from Pci to Sram.
		7 - Transfer data from Sram to Pci.
07:05	reserved	Data written to these bits is ignored.
04:00	ChId	Provides the channel number for the channel command.

FIG. 50A

0ь010101110	ChEvi	ıt	A read-only register.
	<u>bit</u> 31:00	name ChDn	description Each bit represents the done flag for the respective dma channel. These bits are set by a dma sequencer upon completion of the channel command. Cleared when the processor writes 0 to the corresponding ChCmd register.
06010101111	GenEv	nt	A read-only register.
	<u>bit</u> 31	name PciRdEvnt PciWrEvnt	Indicates that a PCI initiator is attempting to read a mproc. register. Indicates that a PCI initiator has posted a write to a mproc.
	29 28:00	TimeEvnt reserved	register. An event which occurs once every 2.00 milliseconds. Reserved for future use.
0b010110000	QCtrl		A write-only register used to select and manipulate a Q.
	bit 31:11 10:8	reserved Data QSz Usec 7 - Que 6 - Que 5 - Que 4 - Que 2 - Que 1 - Que 0 - Que QOp Specifie 7 - Dbl 6 - Enc 5 - RdI	Bdy Increments the QBdyRdPtr and increments the QTIWrPtr. Bdy Decrements the QBdyWrPtr and increments the QHdRdPtr. Q Returns a queue entry in register QData
		2 – rsvo 1 – Init 0 – Sel(Q Set the queue status to empty and initializes QSz.

FIG. 50B

4:0	QId	Specifies the queue on which to perform all operations except DblQ or EnQ .
0b010110001	QData	A read/write register. Writing this register will result in the data being pushed on to the selected queue. Reading this register fetches queue data popped off during the previous RdQ operation.
06010110010	reserved	Reserved for future expansion.
06010110011	XevCtrl	A write-only register used to enable and disable Mac transmit and receive sub-channels.
	<u>bit</u> name	description
	31:09 reserve 8 enable	d Data written to these bits are ignored. When set, indicates to the Mac transmit or receive sequencer that the subchannel
		contains a transmit or receive descriptor.
	07:05 reserve 04 RcvCh	d Data written to these bits is ignored. Selects a Mac receive subchannel when set. Selects a Mac transmit subchannel when cleared.
		d Data written to this bit are ignored.
		Selects subchannel B when set or A when reset. Provides the Mac number for the subchannel enable bit.
0ь010110100	Lru	0x000000A
		A read/write operand indicating which of the 16 entries is least recently used. When Reading This register the least recently used entry is returned, after which it is automatically made the most recently used entry. This register should only be read in conjunction with a 'Move' operation of the ALU, else the results are unpredictable. Writing to this register forces the addressed entry to become the least recently used entry.
0b010110101	Mru	0x0000000A
		A write only operand forcing the addressed entry to become the most recently used entry.
0b010111000	QInRdy	A read-only register comprising QHd not full flags for each of the 32 queues.
0b010111001	QOutRdy	A read-only register comprising QTI not empty flags for each of the 32 queues.
0b010111010	QEmpty	A read-only register comprising QEmpty flags for each of the 32 queues.
0b010111011	QFull	A read-only register comprising QFull flags for each of the 32 queues.
0b0101111XX	reserved	Reserved for future expansion.
0b0110XXXXX	Constants	{0b000, OpdSel [4:0]}
0b01110XXXX	reserved	Reserved for future expansion.

FIG. 50C

<u>OpdSel</u>	SELEC	TED O	PERAN	Ds				
0b01111XXXX		PERAT		<u></u>				
	OpdSel		PostAc	<u>ddrOp</u> ddr = Ra	mAddr	+ (OpdS	el[1:0]);	
	OpdSel 0 1	[2]	don't tr	ose Ctrl anspose se bytes				
	OpdSel 0 1 2 3	[1:0]	RamO quadlet triplet doublet byte	<u></u>				
	_RA]	M REAI) ATTR	IBUTES		SOUF	CE OP	ERAND
	endian mode little little little little little little little little BIG	trans- pose 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1		Sram data abcd abcX abXX abXX abcd abcX abXX abcX abXX abcd XXcd Xbcd XXcd XXxd abcd XXXd	sz=Q abcd trap trap trap dcba trap trap trap trap trap trap trap tra	sz=T Obcd Oabc trap trap Odcb Ocba trap trap Oabc Obcd trap trap Ocba Ocba trap	sz=D 00cd 00bc 00ab trap 00dc 00cb 00ba trap 00ab 00bc 00cd trap 00ba trap 00bc 00cd trap	sz=B 000d 000c 000b 000a 000d 000c 000b 000a 000a 000b 000c 000d 000c 000d
	RAN	<u> 1 WRIT</u>	E ATTI	RIBUTES	<u> </u>	SOUF	RCE OP	ERAND
	endian mode little little little little little big big big big big big big big big	trans- pose 0 0 0 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1		Alu out abcd XXcd XXxd abcd XXxcd XXxd abcd XXxd abcd XXcd XXcd XXcd XXcd XXxd abcd XXXXd abcd XXXXd abcd XXXXd	OF=0 abcd -bcdcdd dcbadc bcdd abcd bcd- cd dcba dcb- dc dcba	OF=1 trap bcdcd- trap dcbdc- trap -bcd -cdd- trap -dcb -dcd trap	OF=2 trap trap cdd trap trap trap trap trap trap trap trap	OF=3 trap trap trap d trap trap trap trap trap trap trap trap
0b1aaaaaaaa	File	File@O	pdSel[8	:01:				

0b1aaaaaaaa File File@OpdSel[8:0];
Allows direct, non-paged, access to the top half of the register file.

FIG. 51

<u>TstSel</u>	SELECTED TEST	
0bX00XXXXX	Tst = TstSel[7] ^ AluOut[TstSel[4:0]]	//Alu bit
0bX0100000	$Tst = TstSel[7] ^ C$	
		//carry
0bX0100001	$Tst = TstSel[7] ^ V$	//error
0bX0100010	$Tst = TstSel[7] ^ Z$	//zero
0bX0100011	$Tst = TstSel[7] ^(Z \mid \sim C)$	//less or equal
0bX0100100	Tst = TstSel[7] ^ PrevC	//previous carry
0bX0100101	Tst = TstSel[7] ^ PrevV	//previous error
0bX0100110	Tst = TstSel[7] ^ PrevZ	//previous zero
0bX0100111	$Tst = TstSel[7] \land (PrevZ \& Z)$	//64b zero
0bX0101000	Tst = TstSel[7] ^ QOpDn	//queue op okay
0bX0101001	Tst = reserved	
0bX010101X	Tst = reserved	
0bX01011XX	Tst = reserved	
0bX0110XXX	Tst = TstSel[7] ^ Lock[TstSel[2:0]] Lock(TstSel[2:0]) = 1;	//tests the current value of //the Lock then set it.
0bX0111XXX	Tst = TstSel[7] ^ Lock[TstSel[2:0]]	//tests the value of Lock.
0bX01XXXXX	Tst = reserved	
0bX1XXXXXX	Tst = reserved	

FIG. 52

FlgSel_	FLAG OPERA	ATION	
0ь00000000	No operation.		
0600000001	SelfRst	Forces a self reset for the er registers	ntire chip excluding the PCI configuration
0600000010	SelBigEnd	Selects big-endian mode for	r ram accesses for the current Cpu.
0b00000011	SelLitEnd	Selects little-endian mode f	or ram accesses for the current Cpu.
0600000100	DblMap	Disable instruction re-mapp	ing for the current Cpu.
0600000101	EnbMap	Enable instruction re-mappi	ing for the current Cpu.
0b0000011X	reserved		
0b00001XXX	reserved		
0b00010XXX	CirLck	Lock[FlgSel[2:0]] = 0;	
0b00011XXX	reserved	Clears the semaphore regist	er bit for the current Cpu only.
0b0010XXXX	AddrOp		
	FlgSel[3.2] 0 1 2 3	AddrSelect RamAddr = Literal[15] RamAddr = AddrRegA[15] RamAddr = AddrRegB[15] if (OpdA == RamAddr) RamAddr = AluOut[15] else if (OpdA == ram) RamAddr = AddrRegB[15] else RamAddr = AddrRegA[15]	 ? Literal : (Literal RamBase); ? AddrRegA : (AddrRegA RamBase), ? AddrRegB : (AddrRegB RamBase); ? AluOut : (AluOut RamBase); ? AddrRegB : (AddrRegB RamBase); ? AddrRegA : (AddrRegA RamBase);
	FigSel[1.0] 0 1 2 3	addr reg load nop AddrRegA = Literal, AddrRegB = Literal; AddrRegA = Literal;	AddrRegB = Literal;
	note: When specific register, before it i	fying the same register for both s loaded with the new value, v	n the load and select fields, the current value of the will be used for the ram address.
0b0011XXXX	reserved		
0ь01000000	WrWcsL@Dbg	Causes the bits [31:0] of the written with the current Alue	control-store at address DbgAddr to be Dut data.
0b01000001	WrWcsH@Dbg		e control-store at address DbgAddr to be Dut data then increments DbgAddr .
0601000010	RdWcsL@Dbg	Causes the bits [31:0] of the moved to file address 0x1ff	control-store at address DbgAddr to be
0ь01000011	RdWcsH@Dbg	Causes the bits [63:32] of the moved to file address 0x1ff t	e control-store at address DbgAddr to be
0601000100	reserved	moved to the address ox the	ner merements bogAuti .
0b010001XX	Step	Allows the Cpu (FlgSel[1:0] instruction. There is no effect) cycles after the current cycle to execute a single t if the Cpu is not halted. An offset of 0 is not allowed.
0b010010XX	PcMd	Selects the Pc as the address instruction fetches for the Cp	source for the control-store during u (FlgSel[1:0]) cycles after the current cycle.
0b010011XX	DbgMd		s register as the address source for the on fetches for the Cpu (FlgSel[1:0])
0b010100XX c	Hlt	Halts the Cpu (FigSel[1:0]) of	cycles after the current cycle.
0b010101XX	Run	Clears Halt for the Cpu (Flgs	Sel[1:0]) cycles after the current cycle.
0b01011XXX 0b011XXXXX 0b1XXXXXXX	reserved reserved reserved		
UDIXXXXXXX	reserved		

FIG. 53




FIG. 54





FIG. 55






FIG. 57




FIG. 58




FIG. 59




FIG. 60




FIG. 61




FIG. 62




FIG. 63





FIG. 64







FIG. 66






FIG. 68




FIG. 69




FIG. 70




FIG. 71




FIG. 72




FIG. 73




FIG. 74




FIG. 75







FIG. 76





71/82






FIG. 80

RECEIVE BUFFER DESCRIPTOR

<u>bit</u> 31:30	name	description
31:30	reserved	
29:28	size	A copy of the bits in the FreeBufDscr.
27:00	address	Represents the last address +1 to which frame data was transferred. The address
		wraps around at the boundary dictated by the S bits. This can be used to determine
		the size of the frame received.

FIG. 81

TIME STAMP	OFFSET 0x0008:0x000B
bit name 31:00 RevTime	description The contents of FreeClk at the completion of the frame receive operation.


FIG. 82

CHEC	KSUM	OFFSET 0x000C:0x000F
<u>bit</u> 31:16	name IpChksum	description Reflects the value of the IP header checksum at frame completion or IP header completion. If an IP datagram was not detected, the checksum provides a total for the entire data portion of the received frame. The data area is defined as those bytes received after the type field of an ethernet frame, the LLC header of an 802.3 frame or the SNAP header of an 802.3-SNAP frame.
15:00	TepChksum	Reflects the value of the transport checksum at IP completion or frame completion. If IP was detected but session was unknown, the checksum will not include the psuedo-header. If IP was not detected, the checksum will be 0x0000.
RESEI	RVED	OFFSET 0x0010:0x0011
FRAM	E Data	OFFSET 0x0012:END OF BUFFER

RECEIVE BUFFER FORMAT

FRAN	IE Status A	OFFSET 0x0000:0x0003
bit_	name	description
31	attention	Indicates one or more of the following: CompositeErr, !IpDn, !MacADet &
30	CompositeErr	!MacBDet, IpMcst, IpBcst, !ethernet & !802.3Snap, !Ip4, !Tcp. Set when any of the error bits of ErrStatus are set or if frame processing stops
50	CompositeErr	while receiving a Tep or Udp header.
29	CtrlFrame	A control frame was received at our unicast or special MltCst address.
28	IpDn	Frame processing HIted due to exhaustion of the IP4 length counter.
27 26	802.3Dn MacADet	Frame processing HIted due to exhaustion of the 802.3 length counter. Frame's destination address matched the contents of MacAddrA.
25	MacBDet	Frame's destination address matched the contents of MacAddrA.
24	MacMest	The Mac detected a MItCst address.
23	MacBest	The Mac detected a BrdCst address.
22	IpMcst	The frame processor detected an IP MItCst address.
21 20	IpBcst Frag	The frame processor detected an IP BrdCst address. The frame processor detected a Frag IP datagram.
19	IpOffst	The frame processor detected a ring in datagram. The frame processor detected a non-zero IP datagram offset.
18	IpFlgs	The frame processor detected flags within the IP datagram.
17	IpOpts	The frame processor detected a header length greater than 20 for the IP datagram.
16	TcpFlgs	The frame processor detected an abnormal header flag for the TCP segment.
15 14	TcpOpts TcpUrg	The frame processor detected a header length greater than 20 for the TCP segment. The frame processor detected a non-zero urgent pointer for the TCP segment.
13	CarrierEvnt	Refer to E110 Technical Manual.
12	LongEvnt	Refer to E110 Technical Manual.
11	FrameLost	Set when an incoming frame could not be processed as a result of an outstanding frame completion
10	wasawad	event not yet serviced by the utility processor.
10	reserved NoAck	The frame processor detected a
09:08	FrameTyp	00 - Reserved. 01- ethernet. 10 - 802.3. 11 - 802.3 Snap.
07:06	NwkTyp	00 - Unknown. 01 - Ip4. 10 - Ip6 11 - ip other.
05:04	TrnsptTyp	00 - Unknown. 01- reserved. 10 - Tcp 11 - Udp
03	NetBios	A NetBios frame was detected.
02	manamuad	
02 01:00	reserved channel	The Mac on which this frame was received.
01:00	channel	The Mac on which this frame was received.
01:00		The Mac on which this frame was received. OFFSET 0x0004:0x0007
01:00 FRAM <u>bit</u>	channel E Status B name	OFFSET 0x0004:0x0007 description
01:00 FRAM bit 31	channel E Status B name 802.3Shrt	OFFSET 0x0004:0x0007 description End of frame was encountered before the 802.3 length count was exhausted.
01:00 FRAM bit 31 30	channel E Status B name 802.3Shrt BufOvr	OFFSET 0x0004:0x0007 description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available.
01:00 FRAM bit 31 30 29 28	channel E Status B name 802.3Shrt	OFFSET 0x0004:0x0007 description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. Refer to E110 Technical Manual.
01:00 FRAM bit 31 30 29 28 27	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr	OFFSET 0x0004:0x0007 description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. Refer to E110 Technical Manual. Refer to E110 Technical Manual.
01:00 FRAM bit 31 30 29 28 27 26	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl	OFFSET 0x0004:0x0007 description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual.
01:00 FRAM bit 31 30 29 28 27 26 25	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodeErr	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodcErr IpHdrShrt lpIncmplt IpSumErr	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodeErr IpHdrShrt IpIncmplt IpSumErr TcpSumErr	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodcErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodeErr IpHdrShrt IpIncmplt IpSumErr TcpSumErr	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodcErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0001 Processing 802.3 LLC header.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodcErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0001 Processing 802.3 LLC header. 0b0010 Processing 802.3 SNAP header.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodcErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0001 Processing 802.3 LLC header. 0b0011 Processing unknown network data.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodcErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0010 Processing 802.3 LLC header. 0b0011 Processing unknown network data. 0b0100 Processing IP header.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodcErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0011 Processing 802.3 LLC header. 0b0010 Processing unknown network data. 0b0100 Processing IP header. 0b0110 Processing IP data (unknown transport). 0b0110 Processing transport header (IP data).
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodcErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0010 Processing 802.3 LLC header. 0b0010 Processing unknown network data. 0b0101 Processing IP header. 0b0101 Processing IP header. 0b0101 Processing Ir data (unknown transport). 0b0110 Processing transport header (IP data). 0b0111 Processing transport data (IP data).
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodcErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0001 Processing 802.3 LLC header. 0b0010 Processing 802.3 SNAP header. 0b0110 Processing unknown network data. 0b0100 Processing IP header. 0b0111 Processing transport header (IP data). 0b0112 Processing transport header (IP data). 0b0114 Processing transport header (IP data). 0b0107 Processing IP processing complete.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodcErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0001 Processing 802.3 SNAP header. 0b0001 Processing 1P header. 0b0010 Processing IP data (unknown transport). 0b0110 Processing transport header (IP data). 0b0111 Processing IP processing complete. 0b1001 Reserved.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodeErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt PrcssCd	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0001 Processing 802.3 LLC header. 0b0010 Processing 802.3 SNAP header. 0b0010 Processing IP header. 0b0101 Processing IP header. 0b0101 Processing IP header. 0b0101 Processing transport header (IP data). 0b0101 Processing transport header (IP data). 0b0100 Processing IP processing complete. 0b1001 Reserved. 0b101x Reserved.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20 19:16	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodeErr IpHdrShrt IpIncmplt IpSumErr TcpSumErr TcpSumErr TcpHdrShrt PrcssCd	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0001 Processing 802.3 LLC header. 0b0010 Processing 802.3 SNAP header. 0b0011 Processing unknown network data. 0b0100 Processing IP header. 0b0101 Processing IP data (unknown transport). 0b0110 Processing transport header (IP data). 0b0111 Processing transport data (IP data). 0b0112 Reserved. 0b1018 Reserved. 0b101x Reserved. 0b101x Reserved. The Mac destination-address hash. Refer to E110 Technical Manual.
01:00 FRAM bit 31 30 29 28 27 26 25 24 23 22 21 20 19:16	channel E Status B name 802.3Shrt BufOvr BadPkt InvldPrmbl CrcErr DrblNbbl CodeErr IpHdrShrt IpSumErr TcpSumErr TcpHdrShrt PrcssCd	description End of frame was encountered before the 802.3 length count was exhausted. The frame length exceded the buffer space available. Refer to E110 Technical Manual. The IP4 header length field contained a value less than 0x5. The frame terminated before the IP length counter was exhausted. The IP header checksum was not 0xffff at the completion of the IP header read. The session checksum was not 0xffff at the termination of session processing. The TCP header length field contained a value less than 0x5. The state of the frame processor at the time the frame processing terminated. 0b0000 Processing Mac header. 0b0001 Processing 802.3 LLC header. 0b0010 Processing 802.3 SNAP header. 0b0010 Processing IP header. 0b0101 Processing IP header. 0b0101 Processing IP header. 0b0101 Processing transport header (IP data). 0b0101 Processing transport header (IP data). 0b0100 Processing IP processing complete. 0b1001 Reserved. 0b101x Reserved.

75/82






FIG. 86

TRANSMIT BUFFER DESCRIPTOR

<u>bit</u> 31	name	description
31	ChksumEn	When set, XmtSeq will insert a calculated checksum. When reset, XmtSeq will
		not alter the outgoing data stream.
30	reserved	
29:28	size	Represents the size of the buffer by indicating at what boundary the buffer should start and terminate. This is used in combination with EndAddr to determine the starting address of the buffer:
		S = 0 256B boundary. A[7:0] ignored. S = 1 2KB boundary. A[10:0] ignored.
		S = 2 4KB boundary. A[11:0] ignored.
		S = 3 32KB boundary. A[14:0] ignored.
27:00	EndAddr	The address of the last byte to transmit plus one.

FIG. 87

TRANSMIT BUFFER FORMAT


CHECKSUM PRIMER OFFSET 0x0000:0x0003

31:00 Primer	A value to be added during checksum accumulation. For IPV4, this should include the psuedo-header values, protocol and Tcp-length.
RESERVED	OFFSET 0x0004:0x0005
FRAME Data	OFFSET 0x0006:END OF BUFFER

FIG. 88

TRANSMIT Status VECTOR

bit	name	description
<u>bit</u>	LnkErr	Indicates that a link status error occured before or during transmit.
30:15	reserved	
14	ExcessDeferral	Refer to E110 Technical Manual.
13	LateAbort	Refer to E110 Technical Manual.
12	ExcessColl	Refer to E110 Technical Manual.
11	UnderRun	Refer to E110 Technical Manual.
10	ExcessLgth	Refer to E110 Technical Manual.
09	Okay	Refer to E110 Technical Manual.
08	deferred	Refer to E110 Technical Manual.
07	BrdCst	Refer to E110 Technical Manual.
06	MltCst	Refer to E110 Technical Manual.
05	CrcErr	Refer to E110 Technical Manual.
04	LateColl	Refer to E110 Technical Manual.
03:00	CollCnt	Refer to E110 Technical Manual.






FIG. 91

DMA OPERATIONS

dma seq #	name	description	
0	none	This is a no operation address.	
1	D2dSeq	Moves data from ExtMem to ExtMem.	
2	D2sSeq	Moves data from ExtMcm bus to sram.	
3	D2pSeq	Moves data from ExtMem to Pci bus.	
4	S2dSeg	Moves data from sram to ExtMem.	
5	S2pSeq	Moves data from sram to Pci bus.	
6	P2dSeg	Moves data from Pci bus to ExtMem.	
7	P2sSeq	Moves data from Pci bus to sram.	

FIG. 92

<u>bit</u>	name	description
31:11	reserved	Data written to these bits is ignored.
10:8	ChCmd	0 - Stops execution of the current operation and clears the corresponding event flag.
		1 - Transfer data from ExtMem to ExtMem.
		2 - Transfer data from ExtMem bus to sram.
		3 - Transfer data from ExtMem to Pci bus.
		4 - Transfer data from sram to ExtMem.
		5 - Transfer data from sram to Pci bus.
		6 - Transfer data from Pci bus to ExtMem.
		7 - Transfer data from Pci bus to Sram.
07:05	reserved	Data written to these bits is ignored.
04:00	Chld	Provides the channel number for the channel command.

FIG. 93

bit	name	description '
127:96	<u>name</u> PciAddrH	Bits [63:32] of the Pci address.
95:64	PciAddrL	Bits [31:00] of the Pci address.
59:32	MemAddr	Bits [27:00] of the ExtMem address or bits [15:00] of the Sram address.
31	PciEndian	When set, selects big endian mode for Pci transfers.
30	WideDbl	When set, disables Pci 64-bit mode.
22	DstFlash	Selects Flash for the external memory destination of P2d.
15:00	XfrSz	Bits [15:00] of the requested dma size expressed in bytes.

<u>bit</u>	name	description
<u>bit</u> 123:96	MemAddr	Bits [27:00] of the ExtMem address or bits [15:00] of the Sram address.
95:64	PciAddrH	Bits [63:32] of the Pci address.
63:32	PciAddrL	Bits [31:00] of the Pci address.
30	SrcFlash	Selects Flash for the external memory source of D2p.
23	PciEndian	When set, selects big endian mode for Pci transfers.
22	WideDbl	When set, disables Pci 64-bit mode.
15:00	XfrSz	Bits [15:00] of the requested dma size expressed in bytes.

FIG. 95

bit name	description
bit name 127:124 reserved	Reserved for future use.
123:96 SrcAddr	Bits [27:00] of the ExtMem address or bits [15:00] of the Sram address.
95:60 reserved	Reserved for future use.
59:32 DstAddr	Bits [27:00] of the ExtMem address or bits [15:00] of the Sram address.
30 FlashSel	Selects Flash for the external memory source of D2d or D2s.
22 FlashSel	Selects Flash for the external memory destination of S2p or D2d.
15:00 XfrSz	Bits [15:00] of the requested dma size expressed in bytes.

FIG. 96

<u>bit</u>	name	description
127:64	reserved	Not used.
63:32	ChkSum	Represents the 1's compliment sum of all halfwords transferred during a P2d or D2d operation only.
31:24	reserved	Reserved for future use.
23:20	SrcStatus	TBD.
19:16	DstStatus	TBD.
15:00	XfrSz	Bits [15:00] of the residual dma size expressed in bytes. This value will be zero if the dma operation was successful

<u>bit</u>	<u>name</u>	description
31:00	ChDn	Each bit represents the done flag for the respective dma channel. These bits are set by a
		dma sequencer upon completion of the channel command. Cleared when the processor
		writes 0 to the corresponding ChCmd register ChCmdOp field.

